CMOS current‐steering DAC architectures based on the triple‐tail cell
Copyright policy )CMOS current‐steering DAC architectures based on the triple‐tail cell
AbstractIn this paper two novel current‐steering digital‐to‐analog converter (DAC) architectures, exploiting the triple‐tail cell as switching element, are presented. The proposed solutions are theoretically analysed and design equations are carried out. The two architectures show better performance than the classical binary‐weighted solution and it is shown that they can profitably substitute the binary sub‐DAC section in a segmented topology. Theoretical results are compared with behavioural‐level simulations and confirm the effectiveness of the proposed architectures. Copyright © 2007 John Wiley & Sons, Ltd.
- Zhejiang Ocean University China (People's Republic of)
- Nanyang Technological University Singapore
- Hong Kong Polytechnic University China (People's Republic of)
- University of Hong Kong China (People's Republic of)
- University of Calgary Canada
Synthesis, 621, Impedance, Capacitance, Inductance, Switching converters
Synthesis, 621, Impedance, Capacitance, Inductance, Switching converters
citations This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).163 popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.Top 10% influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).Top 1% impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.Top 1%
Citations provided by BIP!Popularity provided by BIP!