Low-Power Wordline Voltage Generator for Low-Voltage Flash Memory

descriptionPublicationkeyboard_double_arrow_right Article , Conference object 01 Dec 2006Publisher:IEEEJournal:2006 13th IEEE International Conference on Electronics, Circuits and Systems

Authors: Tzu-Ming Wang; Ming-Dou Ker; Steve Yeh; Ya-Chun Chang;

doi: 10.1109/icecs.2006.379765

Low-Power Wordline Voltage Generator for Low-Voltage Flash Memory

- Summary
- Metrics

Abstract

Wordline voltage generating circuit with high speed active mode and low power standby mode is proposed. In the active mode, two different ring oscillators with high clock frequency (fCLK) 170 MHz, and low clock frequency (fCLK) 25 MHz which is also the operating frequency of the entire circuit, are employed. The proposed circuit has a short response time of 3 mus typically in active mode, and very low standby current about 3 muA in standby mode.

Related Organizations

Impact byBIP!

	selected citations These citations are derived from selected sources. This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).	3
	popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.	Average
	influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).	Top 10%
	impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.	Average