
A new CMOS second generation current controlled current conveyor (CCCII) structure is reported in this paper. The proposed circuit adopts cascode current mirrors, which X-terminal and Y-terminal are used MOS composite tube in series structure with good following characteristics, large linear range, low power consumption and port parasitic resistance control characteristics. Finally, the circuit is simulated by Pspice using 0.18 μm process. The linear input ranges of X-terminal and Y-terminal are −2 ~ 2 mA and −2 ~ 2 V, respectively. The offset current of Z-terminal is 0.65 μA, and the power consumption of the circuit is only 0.415 μW at 2 V supply voltage.
| selected citations These citations are derived from selected sources. This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 1 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Average | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Average |
