
The paper describes a design IP-reuse methodology used in a new Intel Low Cost IA (LCIA) System-on-Chip (SoC) design, call Pineview (PNV). The PNV SoC is used in the next generation Intel Nettop/Netbook platform. The SoC chip integrates several Intel internal Intellectual Property (IP) blocks on the same die: mainly two Atom CPU cores, a Graphic engine, a memory controller, and IO interfaces. The IP-reuse methodology provides high design efficiency and productivity. It also allows flexibility and customization for lower power consumption and a floorplan optimization needed for the Nettop/Netbook market segment. The paper also provides an overview of the PNV based Nettop/Netbook platform architecture. It also explains IP-reuse methodology and full chip integration which is performed by a design team in Intel Penang Design Center.
| citations This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 2 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Average | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Average |
