Pipelined Architecture for Soft-Decision Iterative Projection Aggregation Decoding for RM Codes
Copyright policy )Pipelined Architecture for Soft-Decision Iterative Projection Aggregation Decoding for RM Codes
The recently proposed recursive projection-aggregation (RPA) decoding algorithm for Reed-Muller codes has received significant attention as it provides near-ML decoding performance at reasonable complexity for short codes. However, its complicated structure makes it unsuitable for hardware implementation. Iterative projection-aggregation (IPA) decoding is a modified version of RPA decoding that simplifies the hardware implementation. In this work, we present a flexible hardware architecture for the IPA decoder that can be configured from fully-sequential to fully-parallel, thus making it suitable for a wide range of applications with different constraints and resource budgets. Our simulation and implementation results show that the IPA decoder has 41% lower area consumption, 44% lower latency, four times higher throughput, but currently seven times higher power consumption for a code with block length of 128 and information length of 29 compared to a state-of-the-art polar successive cancellation list (SCL) decoder with comparable decoding performance.
- École Polytechnique Fédérale de Lausanne EPFL Switzerland
- Technical University Eindhoven Netherlands
- Eindhoven University of Technology Netherlands
Signal Processing (eess.SP), FOS: Computer and information sciences, Reed-Muller codes, Complexity theory, Computer Science - Information Theory, Information Theory (cs.IT), Ultra reliable low latency communication, Maximum likelihood decoding, Iterative decoding, Linear codes, Hardware, IPA, Hardware Architecture (cs.AR), FOS: Electrical engineering, electronic engineering, information engineering, pipelined architecture, Electrical Engineering and Systems Science - Signal Processing, Computer Science - Hardware Architecture, RPA
Signal Processing (eess.SP), FOS: Computer and information sciences, Reed-Muller codes, Complexity theory, Computer Science - Information Theory, Information Theory (cs.IT), Ultra reliable low latency communication, Maximum likelihood decoding, Iterative decoding, Linear codes, Hardware, IPA, Hardware Architecture (cs.AR), FOS: Electrical engineering, electronic engineering, information engineering, pipelined architecture, Electrical Engineering and Systems Science - Signal Processing, Computer Science - Hardware Architecture, RPA
selected citations These citations are derived from selected sources.This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).1 popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.Average influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).Average impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.Average
Citations provided by BIP!Popularity provided by BIP!