Downloads provided by UsageCounts
The implemented netlist files, and allied simulation code associated with the publication, "Time-Sliced Architecture for Efficient Accelerator to Detrend High-Definition Electroencephalograms" Xilinx System Generator 2016.4 and Vivado 2016.4 were used for the design and implementation of the hardware accelerator. Please see README.md for more information. contact : raks0009@gmail.com
| selected citations These citations are derived from selected sources. This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 0 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Average | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Average |
| views | 4 | |
| downloads | 1 |

Views provided by UsageCounts
Downloads provided by UsageCounts