{"references": ["B. Parhami, Computer Arithmetic, Algorithms, and Hardware. New york, NY, USA: Oxford Univ. Press, 2000.", "I. Koren and A.K. Peters, Computer Arithmetic Algorithms, 2nd ed. Boca Raton, FL, USA: CRC Press, 2002.", "M.D. Ercegovac and T. Lang, Digital Arithmetic. San Mateo, CA, USA: Morgan Kaufmann, 2004.", "J.P. Uyemura, CMOS Circuit Design. Bostan, MA, USA: Kluwer, 2001.", "N. Weste and D. Harris, CMOS VLSI Design, A Circuit and System Perpective. Reading, MA, USA: Addison- Wesley, 2004.", "Costas Efstathiou, Zaher Owda, and Yiorgos Tsiatouhas \"New High-Speed Multioutput Carry Look-Ahead Adders\" IEEE Transactions on Circuits and Systems\u2014II: Express Briefs, Vol. 60, pp.667-671, No. 10, October 2013.", "Fatemeh Karami H, Ali K. Horestani \"New Structure for Adder with Improved Speed, Area and Power\u201d IEEE conference year 2011.", "Reto Zimmermann and Wolfgang Fichtner \"Low-Power Logic Styles: CMOS versus Pass-Transistor Logic\" IEEE Journal of Solid-State Circuits, Vol. 32, No. 7, July 1997.", "Shivani Parmar and Kirat Pal Singh \"Design of high speed hybrid carry select adder\u201d IEEE conference in year 2012"]}

Speed and power is the major constraint in modern digital design. We have to design the high speed, less number of transistor as a prime consideration. The low power carry look ahead adder using static CMOS transmission gate logic that overcomes the limitation of series connected pass transistors in the carry propagation path. In this approach it is required to find the longest critical paths in the multi-bit adders and then shortening the path to reduce the total critical path delay. The design simulation on microwind layout tool shows the worst-case delay in ns and total power consumption in microwatt range.