Powered by OpenAIRE graph
Found an issue? Give us feedback
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/ ZENODOarrow_drop_down
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/
ZENODO
Preprint
Data sources: ZENODO
addClaim

HEXA-SUPER: Superconducting Logic Processor at 144 GHz with n=6 Cryogenic Architecture

Authors: Park, Min Woo;

HEXA-SUPER: Superconducting Logic Processor at 144 GHz with n=6 Cryogenic Architecture

Abstract

We present HEXA-SUPER, a superconducting logic processor operating at \sigma^2 = 144 GHz clock frequency---28.8\times beyond the CMOS frequency wall of \sim5 GHz---with every design parameter derived from the arithmetic functions of the perfect number n = 6. The processor employs Rapid Single Flux Quantum (RSFQ) logic at 144 GHz for peak throughput and Adiabatic Quantum Flux Parametron (AQFP) logic at \sigma \cdot \tau = 48 GHz for energy-efficient bulk computation. The architecture comprises \sigma = 12 superconducting cores, each with \sigma - \tau = 8 ALUs and a \sigma = 12-stage pipeline, yielding 96 total ALUs clocked at 144 GHz. A \tau = 4-level cryogenic memory hierarchy spans RSFQ SRAM (2^{\sigma} = 4 KB L1), cryo-DRAM (\sigma \cdot J_2 = 288 KB L2), Josephson junction RAM (\sigma^

Powered by OpenAIRE graph
Found an issue? Give us feedback