{"references": ["P. Martin, \"Design of a Virtual Component Neutral Network-on-\nChip Transaction Layer,\" Proc. Design, Automation and Test in\nEurope Conf. and Exhibition (DATE-05), pp. 336-337, 2005.", "D. Wingard, \"MicroNetwork-Based Integration for SOCs,\" Proc.\nDesign Automation Conf. (DAC-01), pp. 673-677, 2001.", "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC\nParadigm,\" IEEE Computer, vol. 35, pp. 70-78, Jan. 2002.", "A. Jantsch and H. Tenhunen, Networks on Chip, Kluwer Academic\nPublisher, Hingham, MA, USA, 2003.", "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed Bandwidth\nusing Looped Containers in Temporally Disjoint Networks\nwithin the Nostrum Network on Chip,\" Proc. Design, Automation\nand Test in Europe Conf. and Exhibition (DATE-04), pp. 890-895,\n2004.", "D. Wiklund and D. Liu, \"SoCBUS: Switched Network on Chip for\nHard Real TIme Embedded Systems,\" Proc. IEEE Int-l Parallel and\nDistributed Processing Symposium (IPDPS-03), 8 pp., 2003.", "M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B.\nGreenwald, H. Hoffman, et. al., \"The Raw Microprocessor: A\nComputational Fabric for Software Circuits and General-Purpose\nPrograms,\" IEEE Micro, vol. 22, issue 2, pp. 25-35, Mar-Apr. 2002.", "C. Hilton and B. Nelson, \"PNOC: a flexible circuit-switched NoC\nfor FPGA-based systems,\" IEE Proc. Computers and Digital Techniques,\nvol. 153, no.3, pp. 181-188, May 2006.", "S. Kumar, A. Jantsch, J. -K. Soininen, M. Forsell, M. Millberg,\nJ. O\u252c\u00bf berg, K. Tiensyrja and A. Hemani, \"A Network on Chip Architecture\nand Design Methodology,\" Proc. IEEE Computer Society\nAnnual Symposium on VLSI, pp. 105-112, 2002.\n[10] M. K. -F. Sch\u252c\u00bfafer, T. Hollstein, H. Zimmer, M. Glesner, \"Deadlock-\nFree Routing and Component Placement for Irregular Mesh-based\nNetwork-on-Chip,\" IEEE/ACM Int-l Conf. on CAD (ICCAD-05), pp.\n238-245, 2005.\n[11] F. Karim, A. Nguyen and S. Dey, \"An Interconnect Architecture for\nNetworking Systems on Chips,\" IEEE Micro, vol. 22, issue 5, pp.\n36-45, Sept-Oct. 2002.\n[12] P. Guerrier and A. Greiner, \"A Generic Architecture for On-Chip\nPacket-Switched Interconnection,\" Proc. Design, Automation and\nTest in Europe Conf. and Exhibition (DATE-00), pp. 250-256, 2000.\n[13] I. M. Panades, A. Greiner and A. Sheibanyrad, \"A Low Cost\nNetwork-on-Chip with Guaranteed Service Well Suited to the GALS\nApproach,\" Proc. the 1st Int-l Conf. and Workshop on Nano-\nNetworks), pp. 1-5, 2006.\n[14] T. A. Bartic, J. -Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest,\nS. Vernalde and R. Lauwereins, \"Topology adaptive network-onchip\ndesign and implementation,\" IEE Proc. Computers and Digital\nTechniques, vol. 152, no.4, pp. 467-472, July 2005.\n[15] L. Benini and D. Bertozzi, \"Network-on-chip architectures and\ndesign methods,\" IEE Proc. Computers and Digital Techniques, vol.\n152, no.2, pp. 261-272, Mar. 2005.\n[16] J. Xu, W. Wolf, J. Henkel and S. Chakradhar, \"A Design Methodology\nfor application-Specific Networks-on-Chip,\" ACM Trans. on\nEmbedded Computing Systems, vol. 5, no. 2, pp. 263-280, May\n2006.\n[17] J. Bainbridge and S. Furber, \"Chain: A Delay-Insensitive Chip Area\nInterconnect,\" IEEE Micro, vol. 22, issue 5, pp. 16-23, Sept-Oct.\n2002.\n[18] M. Amde, T. Felicijan, A. Efthymiou, D. Edwards and L. Lavagno,\n\"Asynchronous on-chip networks,\" IEE Proc. Computers and Digital\nTechniques, vol. 152, no. 2, pp. 273-283, Mar. 2005.\n[19] M. Sgroi, M. Sheets, K. Keutzer, S. Malik, J. Rabaey and A. S.\nVincentelli, \"Addressing the System-on-a-Chip Interconnect Woes\nThrough Communication-Based Design,\" The 38th ACM Design\nAutomation Conf. (DAC-01), pp. 667-672, 2001.\n[20] I. Saastamoinen, D. S. -Tortosa and J. Nurmi, \"Interconnect IP Node\nfor Future System-on-Chip Designs,\" The 1st IEEE Int-l Workshop\non Electronic Design, Test and Applications (DELTA-02), pp. 116-\n120, 2002.\n[21] E. Beign'e, F. Clermidy, P. Vivet, A. Clouard and M. Renaudin, \"An\nAsynchronous NOC Architecture Providing Low Latency Service\nand its Muti-level Design Framework,\" Proc. the 11th IEEE Int-l\nSymp. on Asynchronous Circuits and Systems, pp. 54-63, 2005.\n[22] T. Bjerregaard and J. Spars\u251c\u00a9, \"Implementation of guaranteed services\nin the MANGO clockless network-on-chip,\" IEE Proc. Computers\nand Digital Techniques, vol. 153, no.4, pp. 217-229, July\n2006.\n[23] E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van\nMeerbergen, P. Wielage and E. Waterlander, \"Trade-offs in the\ndesign of a router with both guaranteed and best-effort services for\nnetworks on chip,\" IEE Proc. Computers and Digital Techniques,\nvol. 150, no. 5, pp. 294-302, Sep. 2003.\n[24] S. M. Parker et. al., \"SpaceWire: Links, Nodes, Routers and Networks,\"\nEuropean Cooperation for Space Standardization, Standard\nNo. ECSS-E50-12A,Issue 1, January 2003.\n[25] Intel Corp., \"Overview, Installing and Using\nPriority Packet II,\" available online:\nhttp://www.intel.com/support/network/adapter/ppack/sb/cs-\n013750.htm.\n[26] Free Patents online, \"Transmission of high-priority, real-time\ntraffic on low-speed communications links\", available online:\nhttp://www.freepatentsonline.com/EP1128612.html.\n[27] Patent Storm, US Patent 7120113, \"Systems and methods for\nlimiting low priority traffic from blocking high priority traffic,\"\navailable online: http://www.patentstorm.us/patents/7120113.html.\n[28] J. S. Choi and C. K. Un, \"Delay performance of an input queueing\npacket switch with twopriority classes,\" IEE Proceeding, Communications,\nVolume 145, Issue 3, pp. 141-144, Jun 1998.\n[29] J. Duato, S. Yalamanchili and L. Ni, Interconnection Networks:\nAn Engineering Approach, Revised Printing, San Fransisco, USA:\nMorgan Kaufmann Publishers, 2003.\n[30] C. J. Glass and L. M. Ni \"The Turn Model for Adaptive Routing, \"\nThe 19th Int-l Symposium on Computer Architecture, pp. 278-287,\n1992.\n[31] C. J. Glass and L. M. Ni \"Adaptive Routing in Mesh-Connected\nNetworks, \" The 12th Int-l Conference on Distributed Computing\nSystems, pp. 12-19, 1992.\n[32] J. Kim, D. Park, N. Vijaykrishnan and C. R. Das, \"A Low Latency\nRouter Supporting Adaptivity for On-Chip Interconnects, \" ACM\nDesign Automation Conf. (DAC-05), pp. 559-564, 2005.\n[33] D. Seo, A. Ali, W. -T. Lim and N. Rafique, \"Near-Optimal Worstcase\nThroughput Routing for Two-Dimensional Mesh Networks, \"\nThe 32nd Int-l Symp. on Computer Architecture, pp. 432-443, 2005.\n[34] G. -M. Chiu, \"The Odd-Even Turn Model for Adaptive Routing, \"\nIEEE Trans. on Parallel and Distributed Systems, vol. 11, no. 7, pp.\n729-738, July 2000.\n[35] J. Hu and R. Marculescu, \"DyAD - Smart Routing for Network-on-\nChip, \" ACM Design Automation Conf., pp. 260-263, 2004.\n[36] G. Ascia, V. Catania, M. Palesi and D. Patti \"Neighbor-on-Path: A\nNew Selection Strategy for On-Chip Networks, \" IEEE/ACM/IFIP\nWorkshop on Embedded Systems for Real-Time Multimedia, pp. 79-\n84, 2006."]}

A synchronous network-on-chip using wormhole packet switching and supporting guaranteed-completion best-effort with low-priority (LP) and high-priority (HP) wormhole packet delivery service is presented in this paper. Both our proposed LP and HP message services deliver a good quality of service in term of lossless packet completion and in-order message data delivery. However, the LP message service does not guarantee minimal completion bound. The HP packets will absolutely use 100% bandwidth of their reserved links if the HP packets are injected from the source node with maximum injection. Hence, the service are suitable for small size messages (less than hundred bytes). Otherwise the other HP and LP messages, which require also the links, will experience relatively high latency depending on the size of the HP message. The LP packets are routed using a minimal adaptive routing, while the HP packets are routed using a non-minimal adaptive routing algorithm. Therefore, an additional 3-bit field, identifying the packet type, is introduced in their packet headers to classify and to determine the type of service committed to the packet. Our NoC prototypes have been also synthesized using a 180-nm CMOS standard-cell technology to evaluate the cost of implementing the combination of both services.