{"references": ["Blume, H. , Sydow, T. V. , Schleifer, J. , and Noll, T. G. , Petri Net\nBased Modeling of Communication in Systems on Chip, V. Kordic,\nEditor. 2008: Vienna.", "Pasricha, Sudeep and Dutt, Nikil, On-Chip Communication\nArchitectures (System on Chip Interconnect). 2008: Morgan Kaufmann\nPublisher.", "Viaud, E., Pecheux, F., and Greiner, A. An efficient TLM/T modeling\nand simulation environment based on conservative parallel discrete\nevent principles. in Date 2006. 2006.", "Renner, F, Becker, D., and Glesner, M, Communication performance\nmodels for architecture precise prototyping of real-time embedded\nsystems. RSP, 1999: p. 108-119.", "Gupta, P, Zhong, L, and Jha, N - K. A high-level interconnect power\nmodel for design space exploration. in ICCAD 2003. 2003.", "P, Sotiriadis and P., Chandrakasan A., A bus energy model for deep\nsubmicron technology. IEEE Transactions on Very Large Scale\nIntegration Systems (TVLSI). 10(3): p. 341-350.", "Peterson, J. L. , Petri Net Theory and the Modeling of Systems. 1981:\nPrentice Hall, Englewood Cliffs.", "Blume, H., Sydow, T. V., Becker, D., and Noll, T. G., Applicatio of\nDeterministic and Schocastic Petrinets for Performance Modeling of\nNoC Architecture. Journal of Systems Architecture, 2007. 53: p. 466-\n476.", "Rumbaugh, J, Jacobson, I, and Booch, G, The Unified Modeling\nLanguage Refrence Manual. 1998: Addison-Wesley.\n[10] Indrusiak, L. and Glesner, A. SoC Specification using UML and Actor-\nOriented Modeling in Baltic Electronics Conference, 2006\nInternational. 2006. Tallin.\n[11] Lee, E, Neuendorffer, S, and Wirthlin, M, Actor Oriented Design of\nEmbedded Hardware and Software Systems. Journal of Circuits\nSystems and Computers, 2003. Vol. 12(No. 3): p. 231-260.\n[12] Perez, J, Sevillano, J, Urcelayeta, S, and Velez, I. System Behaviour\nCapture: From UML to SystemC. in Forum on Specification and\nDesign Languages 2008.\n[13] Hoare, C. A. R, Communicating Sequential Processes. 2004: Prentice\nHall International Series in Computing Science. 260.\n[14] Brunzema, C and Nebel, W. CSP with Synthesisable SystemC and\nOSSS. in FDL'07. 2007.\n[15] Allen Kent and Williams, James G., Encyclopedia of Computer Science\nand Technology. 1998.\n[16] Barrett, G, Model checking in practice: The T9000 Virtual Channel\nProcessor. IEEE Transactions on Software Engineering 1995. 21(2): p.\n69-78.\n[17] Cesario, W., Gautheir, L., Lyonnard, D., Nicolescu, G, and Jerraya, A,\nObject_based Hardware/Software Component Interaction Model for\nInterface Design in System-on-a-Chip circuits. The Journal of Systems\nand Softwares, 2004: p. 229-244.\n[18] Lee, E. A and Parks, T. M, Dataflow process Networks. Proceedings of\nthe IEEE, 1995. 83(5): p. 773-799.\n[19] Stefanov, T, Zissulescu, C, Turjan, A, Kienhuis, B, and Deprettere, E.\nSystem Design Using Kahn Process Networks: The Compaan/Laura\nApproach. in Date'04. 2004."]}

One of the most challengeable issues in ESL (Electronic System Level) design is the lack of a general modeling scheme for on chip communication architecture. In this paper some of the mostly used methodologies for modeling and representation of on chip communication are investigated. Our goal is studying the existing methods to extract the requirements of a general representation scheme for communication architecture synthesis. The next step, will be introducing a modeling and representation method for being used in automatically synthesis process of on chip communication architecture.