{"references": ["Q. Zhu, and W.M. Dai, \"High-speed clock network sizing optimization\nbased on distributed RC and lossy RLC interconnect models\", IEEE\nTrans. Comput. Aided Design Integrated Circuits Systems 15 (9) (1996)\n1106-1118.", "D. Deschacht, and Y.Quere, \"Capacitive and Inductive Couplings in a\nDistributed RLC Interconnection Line System: Additivity Waveforms\",\nIEEE 1st Int'l Symposium on Quality Electronic Design-Asia, 2009.", "Y.I. Ismail, and E.G. Friedman, \"Effects of Inductance on the\npropagation delay and repeater insertion in VLSI circuits\", IEEE Trans.\nVery Large Scale Integration Systems 8 (2) (2000) 195-206.", "M. A. El-Moursy, and E. G. Friedman, \"Optimum wire sizing of RLC\ninterconnect with repeaters\", INTEGRATION, the VLSI journal 38\n(2004) 205-225.", "J. P Uyemura, CMOS Logic Circuit Design, New York: KLUWER\nACADEMIC PUBLISHERS , 2002.", "R.Gregorian, and G. C. Temes, Analog MOS Integrated Circuits for\nSignal Processing, John Wiley & Sons (Asia) Pte. Ltd., 2004.", "R.Zimmermann, and W. Fichtner, \"Low-power logic styles: CMOS\nversus pass-transistor logic\", IEEE J. Solid-State Circuits 32 (7) (1997)\npp. 1079-1090.", "F.Vasefi and Z. Abid, \"LOW POWER N-BIT ADDERS AND\nMULTIPLIER USING LOWEST-NUMBER-OF-TRANSISTOR 1-BIT\nADDERS\", IEEE CCECE/CCGEI, Saskatoon, May 2005.", "C. Senthilpari , A.K.Singh, and K. Diwakar, \"Design of a low power,\nhigh performance, 8x8 bit multiplier using a Shannon based adder cell\",\nMicroelectronics J 2008, 39. pp. 812-821.\n[10] C.Senthilpari, K. Diwakar and A. K. Singh, \"Low Energy, Low Latency\nand High Speed Array Divider Circuit Using a Shannon Theorem Based\nAdder Cell\", Journal of Recent Patents on Nanotechnology, 2009, vol\n3. pp. 61-72.\n[11] C.Senthilpari, S.Kavitha and Jude Joseph, \"Lower delay and Area\nefficient non-restoring array divider by using Shannon based adder\ntechnique\", ICSE, IEEE Proc. 2010, Melaka, Malaysia.\n[12] C. Senthilpari, Zuraida Irina Mohamad, S.Kavitha, \"Proposed low\npower, high speed adder-based 65 nm square root circuit\",\nMicroelectronics J vol 42, 2011, pp. 445-451.\n[13] K.Navia, V.Foroutan, M.Rahimi Azghadi, M.Maeen, M.Ebrahimpour,\nM.Kaveh, and O.Kavehei, \"A novel low-power full-adder cell with new\ntechnique in designing logical gates based on static CMOS inverter\",\nMicroelectronics J vol 40, 2009. pp.1441-1448.\n[14] Donald, Microelectronics: circuit analysis and design, Third\nInternational Edition ISBN 007-125443-9, 2007. pp. 137-139.\n[15] K. L. Shepard, \"Practical Issues of Interconnect Analysis in Deep\nSubmicron Integrated Circuits\", IEEE. 1063-6404/97 1997.\n[16] Etienne Sicard, MICROWIND & DSCH V3.5 - LITE USER'S\nMANUAL, INSA Toulouse, University of Toulouse, FRANCE,\nSeptember 2009.\n[17] H. E. Neil Weste , D.M. Harris, CMOS VLSI Design A Circuits and\nSystems Perspective, 4th Edition, Addison Wesley Longman, 2010."]}

The proposed multiplexer-based novel 1-bit full adder cell is schematized by using DSCH2 and its layout is generated by using microwind VLSI CAD tool. The adder cell layout interconnect analysis is performed by using BSIM4 layout analyzer. The adder circuit is compared with other six existing adder circuits for parametric analysis. The proposed adder cell gives better performance than the other existing six adder circuits in terms of power, propagation delay and PDP. The proposed adder circuit is further analyzed for interconnect analysis, which gives better performance than other adder circuits in terms of layout thickness, width and height.