{"references": ["W. Strauss, Forward Concepts- Press 55, www.fwdconcepts.com, April\n2007", "D. Katz and R. Gentile, How to Choose an Embedded Media Processor,\nDSP Design Line April, 10, 2007", "N. Dutt and K. Choi, Configurable Processors for Embedded Computing,\nIEEE Computer, Jan. 2003", "E. Tan and W. Heinzelman, DSP architectures: past, present and futures,\nACM SIGARCH Computer Architecture News Vol. 31, Issue 3, 2003", "C. Kozyrakis and D. Patterson, Vector vs. Superscalar and VLIW\nArchitectures for Embedded Multimedia Benchmarks, Proc. of MICRO-\n35, 2002", "The BDTImark2000\u2122: A Summary Measure of DSP Speed,\nwww.bdti.com, Sept. 2004", "EEMBC Brings Embedded Benchmarking out of the Pits, 2000,\nwww.eembc.org", "C. Lee et al., MediaBench: A Tool for Evaluating and Synthesizing\nMultimedia and Communications Systems, Proc. Of MICRO-30, 1997", "M. Guthaus, etc., MiBench: A free, commercially representative\nembedded benchmark suite, IEEE 4th Annual Workshop on Workload\nCharacterization, Austin, TX, December 2001\n[10] E. Hu et al, New DSP Benchmark based on Selectable Mode Vocoder\n(SMV), Proc. of the 2006 International Conference on Computer\nDesign, June 2006\n[11] CDMA Enhancements Build on a Strong Foundation, www.cdg.org,\n2003\n[12] M. Genutis, E. Kazanavi\u00e8ius, and O.Olsen, Benchmarking in DSP, ISSN\n1392-2114 ULTRAGARSAS, Nr.2(39). 2001.\n[13] Code Optimization for TI C62xx / C64xx, CHRONIX tutorial,\nwww.chronix.co.jp/chronix/syouhin/visioncomponents/pdf/Code_Optim\nization.pdf, 2005\n[14] M. Chalamalasetti, Selectable Mode Vocoder (SMV), www.bsnl.in, Feb.\n2003\n[15] W. Strauss, Forward Concepts- DSP Market Bulletin,\nwww.fwdconcepts.com, Jan. 2008\n[16] D. Talla et al, Evaluating Signal Processing and Multimedia\nApplications on SIMD, VLIW, and Superscalar Architectures., Proc. Of\nICCD-00, 2000\n[17] J. Fisher etc., Moving from Embedded Systems to Embedded\nComputing, Keynote addressing, CASES03, 2003\n[18] www.3gpp2.org,\n[19] L. Codrescu and E. Plondke, A Characterization of Branch Behavior in\nDSP Application, Proc. Of the International Signal Processing\nConference (ISPC03), 2003\n[20] E. Fernandes and V. Barbosa, Monitoring the Structure and Behavior of\nPrograms, Proc. of MPCS-02, April, 2002\n[21] M. Smith, Overcoming the Challenges to Feedback-Directed\nOptimization, Proc. of the ACM SIGPLAN Workshop on Dynamic and\nAdaptive Compilation and Optimization (Dynamo-00), 2000.\n[22] S. Jinturkar etc., Profile Directed Compilation in DSP Applications, Proc.\nof the International Conference on Signal Processing Applications and\nTechnology (ICSPAT'98, 1998)\n[23] D. Wall, Limits of Instruction-Level Parallelism, Proc. of ASPLOS-IV,\n1991.\n[24] S. Graham etc., gprof: A Call Graph Executin Profiler. Proc. of\nSIGPLAN notices, Vol. 17, No.6, 1982.\n[25] B. Su et al., Analysis of Loop Behavior of Selectable Mode Vocoder\n(SMV) and Its Impact of Instruction Level Parallelism, Proc. of GSPx\n2005.\n[26] T. McCabe, A Complexity Meqsure, IEEE Tran. On Software\nEngineering, 2(4):308-320, 1976\n[27] Software Engineering Institute, Cyclomatic Complexity, Software\nTechnology Roadmap, Carnegie Mellon University,\nhttp://www.sei.cmu.edu/str/descriptions/cyclomatic_body.htm, 2005\n[28] S. Ahmadi, Tutorial on the Variable-Rate Multimode Wideband Speech\nCodec, CommsDesign, Sept. 2, 2003\n[29] B. Su et al, Software De-Pipelining Technique, Proc. Fourth IEEE\nInternational Workshop on Source Code Analysis and Manipulation\n(SCAM2004), 2004\n[30] B. Su et al, A new Source-Level Benchmarking for DSP Processors,\nProc. of the International Conference on Signal Processing Applications\nand Technology (ICSPAT'03) 2003.\n[31] J. Sankaran et al, Optimized implementation of the FFT algorithm on the\nTMS320C62x and the TMS320C64x DS, Proc. of the 3rd Workshop on\nOptimizations for DSP andEmbedded Systems (ODES-3), March 20,\n2005"]}

Unlike general-purpose processors, digital signal processors (DSP processors) are strongly application-dependent. To meet the needs for diverse applications, a wide variety of DSP processors based on different architectures ranging from the traditional to VLIW have been introduced to the market over the years. The functionality, performance, and cost of these processors vary over a wide range. In order to select a processor that meets the design criteria for an application, processor performance is usually the major concern for digital signal processing (DSP) application developers. Performance data are also essential for the designers of DSP processors to improve their design. Consequently, several DSP performance benchmarks have been proposed over the past decade or so. However, none of these benchmarks seem to have included recent new DSP applications. In this paper, we use a new benchmark that we recently developed to compare the performance of popular DSP processors from Texas Instruments and StarCore. The new benchmark is based on the Selectable Mode Vocoder (SMV), a speech-coding program from the recent third generation (3G) wireless voice applications. All benchmark kernels are compiled by the compilers of the respective DSP processors and run on their simulators. Weighted arithmetic mean of clock cycles and arithmetic mean of code size are used to compare the performance of five DSP processors. In addition, we studied how the performance of a processor is affected by code structure, features of processor architecture and optimization of compiler. The extensive experimental data gathered, analyzed, and presented in this paper should be helpful for DSP processor and compiler designers to meet their specific design goals.