A Efficient Design of a Real-time FFT Architecture Based on FPGA
A Efficient Design of a Real-time FFT Architecture Based on FPGA
In this paper, for the need of FFT computation for synthetic aperture radar (SAR) imaging algorithm, Radix-22 Singularities Delay Feedback (R22SDF) algorithm with good realtime performance and less resources occupation is adopted. And a fixed-point module and a floating-point module were verified respectively with the implementation of FPGA. Thus the paper discusses the structure of the FFT algorithm. Compare the resource occupation and the speed of the fixedpoint module and the floating-point module. Analyse the performance of the algorithm. At last complete the SAR imaging process with fixed-point FFT algorithm, therefore save resources and give full play to the advantages of the FPGA. R22SDF FFT need less resource, has high real-time performance, is suitable for VLSI implementation. (5 pages)
- Beijing Institute of Technology China (People's Republic of)
selected citations These citations are derived from selected sources.This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).2 popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.Average influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).Average impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.Average
Citations provided by BIP!Popularity provided by BIP!