PSK modulations are very widespread in communication due to their robustness to the noise. In order to avoid interference or for anti-jamming purposes, frequency hopping may be applied. In this work we present an FPGA implementation of a BPSK modulator based on frequency hopping. The results shows good performance, more than 300 MHz of clock system, low area occupation and low power dissipation (about 100 mW).