Powered by OpenAIRE graph
Found an issue? Give us feedback
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/ Recolector de Cienci...arrow_drop_down
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/
Biblos-e Archivo
Bachelor thesis . 2015
Data sources: Biblos-e Archivo
versions View all 2 versions
addClaim

Convertidor conmutado para corrección del factor de potencia mediante FPGA

Authors: Monteso Fernández, Santiago;

Convertidor conmutado para corrección del factor de potencia mediante FPGA

Abstract

La motivación de este proyecto es el empleo de técnicas digitales y de tratamiento digital de señal mediante FPGA aplicadas al control de sistemas de tiempo real. En concreto, en este proyecto se realiza un control digital en lazo cerrado de un convertidor AC/DC con corrección del factor de potencia o PFC. El diseño e implementación se realizan paso a paso llevando a cabo las comprobaciones oportunas y complementado las diferentes etapas con los fundamentos teóricos necesarios. Se presta especial atención a la programación del dispositivo digital, diseño del controlador en VHDL y pruebas físicas finales con el sistema en lazo cerrado (doble lazo de control, tensión y corriente). Se presentan los fundamentos sobre factor de potencia y se realiza un estudio de la electrónica y de la topología de potencia. Se diseña un control digital en lazo cerrado, empleando técnicas en el dominio de la frecuencia, que cumpla las especificaciones en el dominio analógico y digital. Se diseña paso a paso el lazo interno de corriente y el lazo externo de tensión. Se realizan numerosas simulaciones circuitales de las diferentes etapas para comprobar el correcto desempeño del sistema. Se implementa el control digital en lenguaje VHDL y se realizan simulaciones digitales, tanto de los módulos individuales como de conjunto (lazos de tensión y corriente). El control obtenido teóricamente, y comprobado mediante simulaciones circuitales y digitales, se implementa físicamente en una FPGA para controlar un convertidor de potencia con corrección de factor de potencia basado en topología Boost. Se realizan exhaustivas pruebas con carga en el laboratorio, tanto del lazo de corriente como del lazo de tensión ante transitorios de carga, para comprobar el funcionamiento del control en el convertidor real. Como soporte hardware para realizar el control del sistema se emplea una tarjeta de evaluación Nexys 4 DDR, la cual integra una FPGA de tipo Artix 7 que incluye los ADC necesarios para realizar el proyecto. Se diseña el código necesario para el control de los ADC. Además, se diseña, simula y fabrican aquellos montajes adicionales para el acondicionamiento de señales y medidas analógicas y digitales que sean necesarias como interfaz entre el circuito de potencia y la placa con la FPGA. Se realiza un programa monitor externo con una interfaz gráfica GUI que muestra las principales variables del convertidor y permite la modificación de parámetros internos del control en tiempo real. Este programa se realiza en un lenguaje de alto nivel. Se implementa el protocolo de comunicaciones RS-232 mediante UART entre la FPGA y el PC. Así mismo, se realiza un sistema de visualización de las variables del ADC en tiempo real mediante displays de siete segmentos. Finalmente, se presentan las conclusiones extraídas a lo largo del proyecto junto con las propuestas del trabajo futuro.

The motivation for this project is the use of digital technology and digital signal processing using FPGA applied to real-time systems control. Specifically, in this project, a digital control is performed for an AC / DC converter in closed loop with power factor correction PFC. The design and implementation are performed step by step by carrying out the necessary checks and supporting the different stages with the necessary theoretical foundations. Focus on programming digital device, controller design in VHDL and physical tests with the closed-loop system (dual loop control, voltage and current). The fundamentals of power factor and presented and a study of the electronic and power topology is performed. A digital control is designed in closed loop, using techniques in the frequency domain, which meets the specifications in the analog and digital domain. It is designed step by step the inner current loop and outer voltage loop. Numerous circuit simulations of the different steps are performed to verify proper system performance. A digital control is implemented in VHDL for both loops and digital simulations, for individual modules and for entire system (voltage and current loops), are performed. The control obtained theoretically, and verified by computer simulations of the circuit, is finally physically implemented in an FPGA to control a power converter with power factor correction topology based on Boost topology. Extensive load tests in the laboratory, both for the current loop and for the voltage loop, are performed in order to test load transients and to check the operation of the actual converter control against load transients. As hardware support for control system, an evaluation card Nexys 4 DDR is used, which integrates an FPGA type Artix 7 including internally the ADC required for the project. The code to control the ADC is designed. In addition, it is designed, simulated and fabricated assemblies for those additional signal conditioning and analog and digital measures necessary as the interface between the power circuit and the FPGA board. An external monitor program with a graphical interface GUI that shows the main variables of the converter and allows modification of internal parameters of the real-time control is performed. This program is made in a high level language. The RS-232 is used and an UART is implemented to perform communications between the FPGA and the PC. Also, a display system to show variables in real time from the ADC is performed by seven segment displays. Finally, conclusions for the entire project and proposals for future work are presented.

Country
Spain
Related Organizations
Keywords

VHDL (Lenguaje de descripción de material informático), Telecomunicaciones, Circuitos lógicos

  • BIP!
    Impact byBIP!
    selected citations
    These citations are derived from selected sources.
    This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).
    0
    popularity
    This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.
    Average
    influence
    This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).
    Average
    impulse
    This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.
    Average
Powered by OpenAIRE graph
Found an issue? Give us feedback
selected citations
These citations are derived from selected sources.
This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).
BIP!Citations provided by BIP!
popularity
This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.
BIP!Popularity provided by BIP!
influence
This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).
BIP!Influence provided by BIP!
impulse
This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.
BIP!Impulse provided by BIP!
0
Average
Average
Average
Green