Downloads provided by UsageCounts
handle: 10261/3768 , 11441/89402
We present a ΣΔ modulator designed for ADSL applications in a 0.3Sμm CMOS pure digital technology. It employs a 4th-order 3-stage cascade architecture including both single-bit and multi-bit quantizers with programmable resolution, which allows us to use only 16 oversampling ratio. Especial emphasis is placed on technology issues, namely: poor analog performance and substrate coupling. The measured performances are 13-bit dynamic range operating at 2MS/s and 12-bit dynamic range operating at 4MS/s. The modulator consumes 77mW from a 3.3-V supply and occupies 1.32 mm2.
Comunicación presentada al "ICECS 2001" celebrado del 2 al 5 de Septiembre del 2001 en Malta.
This work has been supported by the ESPRIT Project 29261 MIXMODEST.
Peer reviewed
Analog-to-digital converters, ADSL application
Analog-to-digital converters, ADSL application
| selected citations These citations are derived from selected sources. This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 0 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Average | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Average |
| views | 50 | |
| downloads | 91 |

Views provided by UsageCounts
Downloads provided by UsageCounts