Downloads provided by UsageCounts
handle: 2117/85462 , 10261/133864
The introduction of multithreaded processors comprised of a large number of cores with many shared resources makes thread scheduling, and in particular optimal assignment of running threads to processor hardware contexts to become one of the most promising ways to improve the system performance. However, finding optimal thread assignments for workloads running in state-of-the-art multicore/multithreaded processors is an NP-complete problem. In this paper, we propose BlackBox scheduler, a systematic method for thread assignment of multithreaded network applications running on multicore/multithreaded processors. The method requires minimum information about the target processor architecture and no data about the hardware requirements of the applications under study. The proposed method is evaluated with an industrial case study for a set of multithreaded network applications running on the UltraSPARC T2 processor. In most of the experiments, the proposed thread assignment method detected the best actual thread assignment in the evaluation sample. The method improved the system performance from 5 to 48 percent with respect to load balancing algorithms used in state-of-the-art OSs, and up to 60 percent with respect to a naive thread assignment.
© 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Peer Reviewed
Process scheduling, Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors, Simultaneous multithreading processors, Multiprocessors, Multiprocessadors, :Informàtica::Arquitectura de computadors [Àrees temàtiques de la UPC], Chip multithreading (CMT), Performance modeling
Process scheduling, Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors, Simultaneous multithreading processors, Multiprocessors, Multiprocessadors, :Informàtica::Arquitectura de computadors [Àrees temàtiques de la UPC], Chip multithreading (CMT), Performance modeling
| selected citations These citations are derived from selected sources. This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 20 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Top 10% | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Top 10% |
| views | 89 | |
| downloads | 217 |

Views provided by UsageCounts
Downloads provided by UsageCounts