Downloads provided by UsageCounts
This paper describes our experience implementing a Hypervisor extension for a 64-bit RISC-V processor. We describe the design process and the main required parts with a brief explanation of each one.
This work is partially supported by the DRAC (IU16-011591), the HORIZON Vitamin-V (101093062) and the Computación de Altas Prestaciones VIII (PID2019-107255GB) projects.
Peer Reviewed
FOS: Computer and information sciences, Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors, 64-bit RISC-V processor, Hardware Architecture (cs.AR), Microprocessadors, Virtual computer systems, Hypervisor extension, Computer Science - Hardware Architecture, Microprocessors, Accelerators, Sistemes virtuals (Informàtica)
FOS: Computer and information sciences, Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors, 64-bit RISC-V processor, Hardware Architecture (cs.AR), Microprocessadors, Virtual computer systems, Hypervisor extension, Computer Science - Hardware Architecture, Microprocessors, Accelerators, Sistemes virtuals (Informàtica)
| citations This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 0 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Average | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Average |
| views | 53 | |
| downloads | 16 |

Views provided by UsageCounts
Downloads provided by UsageCounts