Design and Application of Memristive Balanced Ternary Univariate Logic Circuit
Copyright policy )Design and Application of Memristive Balanced Ternary Univariate Logic Circuit
This paper proposes a unique memristor-based design scheme for a balanced ternary digital logic circuit. First, a design method of a single-variable logic function circuit is proposed. Then, by combining with a balanced ternary multiplexer, some common application-type combinational logic circuits are proposed, including a balanced ternary half adder, multiplier and numerical comparator. The above circuits are all simulated and verified in LTSpice, which demonstrate the feasibility of the proposed scheme.
balanced ternary, combinational logic circuit, TJ1-1570, Mechanical engineering and machinery, memristor, Article, univariate logic
balanced ternary, combinational logic circuit, TJ1-1570, Mechanical engineering and machinery, memristor, Article, univariate logic
selected citations These citations are derived from selected sources.This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).5 popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.Top 10% influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).Average impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.Top 10%
Citations provided by BIP!Popularity provided by BIP!