This work describes the development of empirical simulation models for snapback-based cascode nmos ESD transistors. Behavioral language VerilogA code was used to combine regular SPICE model with TLP characteristics, at triggering voltage dependent on two gate voltages. The use of empirical models for quantitative optimization of ESD protection was demonstrated on schemes and Si.