The paper presents a phenomenon associated with the evaluation of fast LDOs. Initial measurements seemed to indicate a potential low phase-margin, which was entirely different from the PSPICE simulations. In fact, it was a phony stability problem given by the response of an input parasitic RLC circuit to the fast-pulsed current load; response that was transmitted to the output through a lower PSRR at high frequency.