Switched-current (SI) interpolator circuits are proposed, which are based on bilinear-LDI ladders and FIR polyphase output networks. Settling time for the memory cells is maximised by operating at the lower input sampling frequency. The interpolator structures are derived via direct transposition and multirate transformation. Simulated results are presented and indicate improved sensitivity performance over existing direct-form SI interpolators.