When considering all the steps from packaging to verification of the design one is faced with many challenges ranging from the choice of the proper tools to model the device/interconnect physics, to high level simulations at the timing level. This paper starts by reviewing some of the tools available for extraction of device/interconnect parameters from their structure and shows how they are put to use in high level simulators such as ILLIADS-I.