Powered by OpenAIRE graph
Found an issue? Give us feedback
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/ PubMed Centralarrow_drop_down
image/svg+xml art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos Open Access logo, converted into svg, designed by PLoS. This version with transparent background. http://commons.wikimedia.org/wiki/File:Open_Access_logo_PLoS_white.svg art designer at PLoS, modified by Wikipedia users Nina, Beao, JakobVoss, and AnonMoos http://www.plos.org/
PubMed Central
Article . 2025
Data sources: PubMed Central
Biomicrofluidics
Article . 2025 . Peer-reviewed
Data sources: Crossref
versions View all 3 versions
addClaim

Design automation for deterministic lateral displacement by leveraging deep Q-network

Authors: Yuwei Chen; Yidan Zhang; Junchao Wang;

Design automation for deterministic lateral displacement by leveraging deep Q-network

Abstract

Despite the widespread application of microfluidic chips in research fields, such as cell biology, molecular biology, chemistry, and life sciences, the process of designing new chips for specific applications remains complex and time-consuming, often relying on experts. To accelerate the development of high-performance and high-throughput microfluidic chips, this paper proposes an automated Deterministic Lateral Displacement (DLD) chip design algorithm based on reinforcement learning. The design algorithm proposed in this paper treats the throughput and sorting efficiency of DLD chips as key optimization objectives, achieving multi-objective optimization. The algorithm integrates existing research results from our team, enabling rapid evaluation and scoring of DLD chip design parameters. Using this comprehensive performance evaluation system and deep Q-network technology, our algorithm can balance optimal separation efficiency and high throughput in the automated design process of DLD chips. Additionally, the quick execution capability of this algorithm effectively guides engineers in developing high-performance and high-throughput chips during the design phase.

Related Organizations
Keywords

Regular Articles

  • BIP!
    Impact byBIP!
    citations
    The total number of citations received by all articles of the researcher of interest.
    1
    popularity
    This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.
    Average
    influence
    This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).
    Average
    impulse
    This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.
    Average
Powered by OpenAIRE graph
Found an issue? Give us feedback
citations
The total number of citations received by all articles of the researcher of interest.
BIP!Citations provided by BIP!
popularity
This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network.
BIP!Popularity provided by BIP!
influence
This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically).
BIP!Influence provided by BIP!
impulse
This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network.
BIP!Impulse provided by BIP!
1
Average
Average
Average
Green