Views provided by UsageCounts
handle: 2117/402335
Physical defects widely encountered in today's CMOS processes (bridges, gate oxide short (gas) and floating gates) are modeled taking into account the topology of the defective circuit and the parameters of the technology. These models are used to simulate at electrical level the behavior of a simple 3-inverter chain with a defective inverter. The results are compared with experimental data of integrated circuits fabricated with intentional defects. The influence of the characteristics of each defect on I DDQ has been investigated by electrical simulation and experimentation.
Circuits electrònics--Proves, Electronic circuit design, Electronic circuits--Testing, Circuits electrònics--Disseny i construcció, Àrees temàtiques de la UPC::Enginyeria electrònica
Circuits electrònics--Proves, Electronic circuit design, Electronic circuits--Testing, Circuits electrònics--Disseny i construcció, Àrees temàtiques de la UPC::Enginyeria electrònica
| selected citations These citations are derived from selected sources. This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 32 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Top 10% | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Average |
| views | 31 |

Views provided by UsageCounts