
AbstractChapter 17 raises considerations to keep in mind when targeting FPGAs using C++ with SYCL. It describes mappings from device code to FPGA devices, how FPGA software and hardware execute a SYCL application, and tips and techniques to keep in mind when writing and optimizing parallel kernels for an FPGA.
| citations This is an alternative to the "Influence" indicator, which also reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | 1 | |
| popularity This indicator reflects the "current" impact/attention (the "hype") of an article in the research community at large, based on the underlying citation network. | Average | |
| influence This indicator reflects the overall/total impact of an article in the research community at large, based on the underlying citation network (diachronically). | Average | |
| impulse This indicator reflects the initial momentum of an article directly after its publication, based on the underlying citation network. | Average |
