publication . Article . 2019

In-the-Field Mitigation of Process Variability for Improved FPGA Performance

Maragos, Konstantinos; Lentaris, George; Soudris, Dimitrios;
Open Access English
  • Published: 01 Jul 2019 Journal: IEEE Transactions on Computers, volume 68, issue 7, pages 1,049-1,063 (issn: 0018-9340, eissn: 1557-9956 2326-3814, Copyright policy)
The mitigation of process variability becomes paramount as chip fabrication advances deeper into the sub-micron regime. Conservative guard-bands result in considerable performance loss, while most low-level solutions impede dynamic customization at application level. This paper exploits the existing process variability of commercial off-the-shelf FPGAs to improve the operating frequency of a design, in-the-field, at anytime during the lifetime of a chip. We begin by measuring variability in prevalent FPGAs and assessing its impact on the performance of common DSP benchmarks. For the former, we develop a custom sensing network of Ring-Oscillators to generate detailed 2D maps per chip. For the latter, we perform intensive testing and statistical analysis to establish the relation between variability maps and benchmark frequencies. Accordingly, we propose a framework to automatically characterize the user's devices, place the design on the most efficient region, and scale its frequency based on user requirements and functional verification. Experimental results on 20 FPGAs of 28 nm Xilinx technology show up to 13 percent intra-die and 30 percent inter-die variability; with limited cost, our framework provides 10-14.7 percent average gain by exploiting such variability, or up to 56-138 percent by also customizing the guard-band.
Persistent Identifiers
free text keywords: Computational Theory and Mathematics, Hardware and Architecture, Theoretical Computer Science, Software, Routing (electronic design automation), Computer science, Relation (database), User requirements document, Digital signal processing, business.industry, business, Field-programmable gate array, Benchmark (computing), Functional verification, Embedded system, Chip
Funded by
Software Development toolKit for Energy optimization and technical Debt elimination
  • Funder: European Commission (EC)
  • Project Code: 780572
  • Funding stream: H2020 | RIA
Validated by funder
Any information missing or wrong?Report an Issue