Retinal circuits in bulk CMOS are complicated by the need to compensate for the back-gate effect. However, partially depleted silicon-on-insulator devices have a greatly reduced back-gate effect compared to bulk CMOS. Silicon retinae implemented using SOI technology would therefore be smaller and simpler than the bulk CMOS equivalent. This could lead to considerable improvements in resolution and yield.