T. N. Theis and H.-S. P. Wong, "The end of Moore's Law: A new beginning for information technology," Computing in Science & Engineering, vol. 19, pp. 41-50, 2017.
 K. Bernstein, R. K. Cavin, W. Porod, A. Seabaugh, and J. Welser, "Device and architecture outlook for beyond CMOS switches," Proceedings of the IEEE, vol. 98, pp. 2169-2184, 2010. [OpenAIRE]
 D. E. Nikonov and I. A. Young, "Uniform methodology for benchmarking beyond-CMOS logic devices," in Electron Devices Meeting (IEDM), 2012 IEEE International, 2012, pp. 25.4. 1-25.4. 4.
 D. E. Nikonov and I. A. Young, "Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits," Exploratory Solid-State Computational Devices and Circuits, IEEE Journal on, vol. 1, pp. 3-11, 2015.
 N. Magen, A. Kolodny, U. Weiser, and N. Shamir, "Interconnect-power dissipation in a microprocessor," in Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, 2004, pp. 7-13. [OpenAIRE]
 P. Saxena, N. Menezes, P. Cocchini, and D. Kirkpatrick, "Repeater scaling and its impact on CAD," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 23, pp. 451-463, 2004. [OpenAIRE]
 S. G. Ramasubramanian, R. Venkatesan, M. Sharad, K. Roy, and A. Raghunathan, "SPINDLE: SPINtronic deep learning engine for largescale neuromorphic computing," in Proceedings of the 2014 International Symposium on Low Power Electronics and Design, 2014, pp. 15-20. [OpenAIRE]
 A. Sengupta, S. H. Choday, Y. Kim, and K. Roy, "Spin orbit torque based electronic neuron," Applied Physics Letters, vol. 106, p. 143701, 2015.
 A. R. Trivedi and S. Mukhopadhyay, "Potential of ultralow-power cellular neural image processing with Si/Ge tunnel FET," Nanotechnology, IEEE Transactions on, vol. 13, pp. 627-629, 2014.
 I. Palit, X. S. Hu, J. Nahas, and M. Niemier, "TFET-based cellular neural network architectures," in Proceedings of the 2013 International Symposium on Low Power Electronics and Design, 2013, pp. 236-241. [OpenAIRE]
 L. O. Chua and L. Yang, "Cellular neural networks: theory," Circuits and Systems, IEEE Transactions on, vol. 35, pp. 1257-1272, 1988. [OpenAIRE]
 C. Pan and A. Naeemi, "A proposal for energy-efficient cellular neural network based on spintronic devices," Nanotechnology, IEEE Transactions on, vol. 15, pp. 1-8, 2016.
 A. Horváth, M. Hillmer, Q. Lou, X. S. Hu, and M. Niemier, "Cellular neural network friendly convolutional neural networks-CNNs with CNNs," in 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, pp. 145-150. [OpenAIRE]
 H. Ilatikhameneh, Y. Tan, B. Novakovic, G. Klimeck, R. Rahman, and J. Appenzeller, "Tunnel field-effect transistors in 2-D transition metal dichalcogenide materials," IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 1, pp. 12-18, 2015.
 M. O. Li, D. Esseni, J. J. Nahas, D. Jena, and H. G. Xing, "Twodimensional heterojunction interlayer tunneling field effect transistors (Thin-TFETs)," IEEE Journal of the Electron Devices Society, vol. 3, pp. 200-207, 2015.