publication . Preprint . Article . 2017

Architectural Techniques to Enable Reliable and Scalable Memory Systems

Prashant Nair;
Open Access English
  • Published: 13 Apr 2017
Abstract
High capacity and scalable memory systems play a vital role in enabling our desktops, smartphones, and pervasive technologies like Internet of Things (IoT). Unfortunately, memory systems are becoming increasingly prone to faults. This is because we rely on technology scaling to improve memory density, and at small feature sizes, memory cells tend to break easily. Today, memory reliability is seen as the key impediment towards using high-density devices, adopting new technologies, and even building the next Exascale supercomputer. To ensure even a bare-minimum level of reliability, present-day solutions tend to have high performance, power and area overheads. Ide...
Subjects
free text keywords: Computer Science - Hardware Architecture, Computer Science - Emerging Technologies
96 references, page 1 of 7

[1] “MT41J512M4:8Gb QuadDie DDR3 SDRAM - Rev. A 03/11,” 2010.

[2] A. R. Alameldeen, I. Wagner, Z. Chishti, W. Wu, C. Wilkerson, and S.-L. Lu, “Energy-efficient cache design using variable-strength error-correcting codes,” in Proceedings of the 38th Annual International Symposium on Computer Architecture, ser. ISCA '11. New York, NY, USA: ACM, 2011, pp. 461-472. [Online]. Available: http://doi.acm.org/10.1145/2000064.2000118 [OpenAIRE]

[3] K. Albayraktaroglu, A. Jaleel, X. Wu, M. Franklin, B. Jacob, C.-W. Tseng, and D. Yeung, “Biobench: A benchmark suite of bioinformatics applications,” in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, ser. ISPASS '05. Washington, DC, USA: IEEE Computer Society, 2005, pp. 2-9. [Online]. Available: http://dx.doi.org/10.1109/ISPASS.2005.1430554

[4] C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The parsec benchmark suite: Characterization and architectural implications,” Princeton University, Tech. Rep. TR-811-08, 1 2008.

[5] B. H. Bloom, “Space/time trade-offs in hash coding with allowable errors,” Communications of the ACM, vol. 13, no. 7, pp. 422-426, 1970.

[6] R. Bose and D. Ray-Chaudhuri, “On a class of error correcting binary group codes,” Information and Control, vol. 3, no. 1, pp. 68 - 79, 1960. [OpenAIRE]

[7] Y. Cai, Y. Luo, E. F. Haratsch, K. Mai, and O. Mutlu, “Data retention in mlc nand flash memory: Characterization, optimization, and recovery,” in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 2 2015, pp. 551-563.

[8] Y. Cai, S. Ghose, Y. Luo, K. Mai, O. Mutlu, and E. F. Haratsch, “Vulnerabilities in mlc nand flash memory programming: Experimental analysis, exploits, and mitigation techniques,” in High Performance Computer Architecture (HPCA2017), 2017 IEEE 23rd International Symposium on. IEEE, 2017.

[9] Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, “Error patterns in mlc nand flash memory: Measurement, characterization, and analysis,” in Proceedings of the Conference on Design, Automation and Test in Europe, ser. DATE '12. San Jose, CA, USA: EDA Consortium, 2012, pp. 521-526. [Online]. Available: http://dl.acm.org/citation.cfm?id=2492708.2492838 [OpenAIRE]

[10] --, “Threshold voltage distribution in mlc nand flash memory: Characterization, analysis, and modeling,” in Proceedings of the Conference on Design, Automation and Test in Europe, ser. DATE '13. San Jose, CA, USA: EDA Consortium, 2013, pp. 1285-1290. [Online]. Available: http://dl.acm.org/citation.cfm?id=2485288.2485597

[11] Y. Cai, Y. Luo, S. Ghose, and O. Mutlu, “Read disturb errors in mlc nand flash memory: Characterization, mitigation, and recovery,” in Dependable Systems and Networks (DSN), 2015 45th Annual IEEE/IFIP International Conference on. IEEE, 2015, pp. 438-449.

[12] Y. Cai, O. Mutlu, E. F. Haratsch, and K. Mai, “Program interference in mlc nand flash memory: Characterization, modeling, and mitigation,” in Computer Design (ICCD), 2013 IEEE 31st International Conference on. IEEE, 2013, pp. 123-130.

[13] Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. Unsal, and K. Mai, “Error analysis and retention-aware error management for nand flash memory,” in Intel Technology Journal (ITJ), 2013.

[14] K. Chang, A. G. Yaglikci, S. Ghose, A. Kashyap, H. Hassan, A. Agrawal, N. Chatterjee, D. Lee, M. O'Connor, and O. Mutlu, “Understanding reduced-voltage operation in modern dram devices: Experimental characterization, analysis, and mechanisms,” in Proceedings of the 2017 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science, 2017. [OpenAIRE]

[15] K. K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, and O. Mutlu, “Understanding latency variation in modern dram chips: Experimental characterization, analysis, and optimization,” in Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science, ser. SIGMETRICS '16. New York, NY, USA: ACM, 2016, pp. 323-336. [Online]. Available: http://doi.acm.org/10.1145/2896377.2901453

96 references, page 1 of 7
Powered by OpenAIRE Research Graph
Any information missing or wrong?Report an Issue