publication . Preprint . 2014

High-Level Synthesis Case Study: Implementation of a Memcached Server

Karras, Kimon; Blott, Michaela; Vissers, Kees;
Open Access English
  • Published: 21 Aug 2014
Comment: Presented at First International Workshop on FPGAs for Software Programmers (FSP 2014) (arXiv:1408.4423)
free text keywords: Computer Science - Other Computer Science
Download from
18 references, page 1 of 2

[1] Scott Sirowy et al. Where is the Beef? Why FPGAs Are So Fast. Microsoft Research TechReport, 2008.

[2] Xilinx Inc. Vivado Design Suite User Guide: High-Level Synthesis.

[3] K. Vissers, et al. Building real-time HDTV applications in FPGAs using processors, AXI interfaces and high level synthesis tools. In DATE'11, pages 1-3, 2011.

[4] J. Cong, et al. High-Level Synthesis for FPGAs: From Prototyping to Deployment. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(4):473-491, 2011.

[5] Nathaniel Jachimiec et al. High-Level Synthesis Tool Delivers Optimized Packet Engine Design. XCell Journal, 2:14-18, 2012.

[6] Online.

[7] Michaela Blott, et al. Achieving 10Gbps Line-rate Key-value Stores with FPGAs. HotCloud'13, November 2013.

[8] F.F. Yassa, et al. A silicon compiler for digital signal processing: Methodology, implementation, and applications. Proceedings of the IEEE, 75(9):1272-1282, 1987.

[9] J.G. Mena, et al. High level synthesis of a Front End filter and DSP engine for analog to digital conversion - a case study. In VTS'10, pages 252-252, 2010.

[10] E. Torbey et al. Implementation and trade-offs of a DCT architecture using high-level synthesis. In Proceedings of the11th Annual IEEE International ASIC Conference, pages 193-197, 1998.

[11] Calypto Design Systems. Catapult: Product Family Overview., 2013.

[12] John Sanguinetti et al. High-Level Modeling and Hardware Implementation with General-Purpose Languages and High-level Synthesis. 9th IEEE/DATC Electronic Design Processes Workshop, 2002.

[13] Bluespec. High-Level Synthesis Tools., 2013.

[14] Gordon Brebner et al. High Speed Packet Processing using Reconfigurable Computing. IEEE Micro, 2013.

[15] Maysam Lavasani, et al. An FPGA-based In-line Accelerator for Memcached. IEEE Computer Architecture Letters, 99(RapidPosts):1, 2013.

18 references, page 1 of 2
Powered by OpenAIRE Open Research Graph
Any information missing or wrong?Report an Issue