Scott Sirowy et al. Where is the Beef? Why FPGAs Are So Fast. Microsoft Research TechReport, 2008.
 Xilinx Inc. Vivado Design Suite User Guide: High-Level Synthesis.
 K. Vissers, et al. Building real-time HDTV applications in FPGAs using processors, AXI interfaces and high level synthesis tools. In DATE'11, pages 1-3, 2011.
 J. Cong, et al. High-Level Synthesis for FPGAs: From Prototyping to Deployment. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(4):473-491, 2011.
 Nathaniel Jachimiec et al. High-Level Synthesis Tool Delivers Optimized Packet Engine Design. XCell Journal, 2:14-18, 2012.
 Online. http://memcached.org/.
 Michaela Blott, et al. Achieving 10Gbps Line-rate Key-value Stores with FPGAs. HotCloud'13, November 2013.
 F.F. Yassa, et al. A silicon compiler for digital signal processing: Methodology, implementation, and applications. Proceedings of the IEEE, 75(9):1272-1282, 1987.
 J.G. Mena, et al. High level synthesis of a Front End filter and DSP engine for analog to digital conversion - a case study. In VTS'10, pages 252-252, 2010.
 E. Torbey et al. Implementation and trade-offs of a DCT architecture using high-level synthesis. In Proceedings of the11th Annual IEEE International ASIC Conference, pages 193-197, 1998.
 Calypto Design Systems. Catapult: Product Family Overview. http://calypto.com/en/products/catapult/overview, 2013.
 John Sanguinetti et al. High-Level Modeling and Hardware Implementation with General-Purpose Languages and High-level Synthesis. 9th IEEE/DATC Electronic Design Processes Workshop, 2002.
 Bluespec. High-Level Synthesis Tools. http://www.bluespec.com/highlevel-synthesis-tools.html, 2013.
 Gordon Brebner et al. High Speed Packet Processing using Reconfigurable Computing. IEEE Micro, 2013.
 Maysam Lavasani, et al. An FPGA-based In-line Accelerator for Memcached. IEEE Computer Architecture Letters, 99(RapidPosts):1, 2013.