## Architecture-Aware Configuration and Scheduling of Matrix Multiplication on Asymmetric Multicore Processors

*Catalán, Sandra*;

*Igual, Francisco D.*;

*Mayo, Rafael*;

*Rodríguez-Sánchez, Rafael*;

*Quintana-Ortí, Enrique S.*;

- Subject: Computer Science - Distributed, Parallel, and Cluster Computing | Computer Science - Performance | Computer Science - Numerical Analysis | Computer Science - Mathematical Software

Asymmetric multicore processors (AMPs) have recently emerged as an appealing technology for severely energy-constrained environments, especially in mobile appliances where heterogeneity in applications is mainstream. In addition, given the growing interest for low-power... View more

- References (30)
- Similar Research Results (3) publicationArchitecture-Aware Con guration and Scheduling of Matrix Multiplication on Asymmetric Multicore Processors (2016)88%publicationArchitecture-Aware Optimization of an HEVC decoder on Asymmetric Multicore Processors (2016)82%publicationArquitecture-aware optimization of an hevc decoder on asymmetric multicore processors (2016)74%
- Related Organizations (2)
- Metrics

Share - Bookmark

- Download from

- Funded by

- Related to
- FET FP7FET Proactive: FET Proactive: Minimising Energy Consumption of Computing to the Limit (MINECC)
- FET FP7FET Proactive: Energy-Aware Sustainable Computing on Future
Technology – Paving the Road to Exascale Computing