publication . Preprint . 2016

Implementation of a FPGA-Based Feature Detection and Networking System for Real-time Traffic Monitoring

Chen, Jieshi; Schafer, Benjamin Carrion; Ho, Ivan Wang-Hei;
Open Access English
  • Published: 22 Mar 2016
With the growing demand of real-time traffic monitoring nowadays, software-based image processing can hardly meet the real-time data processing requirement due to the serial data processing nature. In this paper, the implementation of a hardware-based feature detection and networking system prototype for real-time traffic monitoring as well as data transmission is presented. The hardware architecture of the proposed system is mainly composed of three parts: data collection, feature detection, and data transmission. Overall, the presented prototype can tolerate a high data rate of about 60 frames per second. By integrating the feature detection and data transmiss...
free text keywords: Computer Science - Computer Vision and Pattern Recognition
Download from

[1] B. Tippetts, S. Fowers, K. Lillywhite, D.-J. Lee, and J. Archibald, “FPGA Implementation of a Feature Detection and Tracking Algorithm for Real-time Applications”, Advances in Visual Computing, vol. 4841, pp 682 - 691, 2007.

[2] J. Batlle1, J. Martı´, P. Ridao and J. Amat, “A New FPGA/DSP-Based Parallel Architecture for Real Time Image Processing”, Real-Time Imaging, vol. 8, no. 5, pp 345 - 356, 2002.

[3] P. Coussy, A. Morawiec, “High-Level Synthesis: A Retrospective”, in High Level Synthesis From Algorithm to Digital Circuit, Springer Netherlands, 2008.

[4] G. Martin, G. Smith, “High-Level Synthesis: Past, Present, and Future”, IEEE Design & Test of Computers, vol. 26, no. 4, pp. 18 - 25, 2009.

[5] NEC, “C-based High Level Synthesis and Verification”, URL: ne.pdf, 2015.

Any information missing or wrong?Report an Issue