Ultra-low swing CMOS transceiver for 2.5-D integrated systems

Conference object, Contribution for newspaper or weekly magazine English OPEN

Mroszczyk, Przemyslaw; Pavlidis, Vasileios;

(2018)

Publisher: IEEE

Related identifiers: doi: 10.1109/isqed.2018.8357298
Subject:
acm: Hardware_INTEGRATEDCIRCUITS | Hardware_PERFORMANCEANDRELIABILITY

This paper presents the design of a low swing transceiver for chip-to-chip communication in 2.5-D integrated systems using a passive interposer. High speed and low power operation is achieved through a new dynamic low swing tunable transmitter (DLST-TX) and inverter-bas... View more

Similar Research Results (10)

2.5-D poroelastic wave modelling in double porosity media (2011)	92%
Optimized viscoelastic wave propagation for weakly dissipative media (2017)	84%
A 2.5-D Diffraction Tomography Inversion Scheme for Ground Penetrating Radar (1999)	83%
Prediction Model for the Anisotropic Thermal Conductivity of a 2.5-D Braided Ceramic Matrix Composite with Thin-Wall Structure (2019)	83%
Three-dimensional multi-fluid model of a coronal streamer belt with a tilted magnetic dipole (2018)	83%
The role of magnetic handedness in magnetic cloud propagation (2010)	82%
Active Electromagnetics At The Mid-Ocean Ridge (1990)	81%
Mapeamento robótico 2,5-D com representação em grade de ocupação-elevação (2012)	76%
2.5-D retrieval of atmospheric properties from exoplanet phase curves: Application to WASP-43b observations (2019)	76%
2.5-D Time-Domain Finite-Difference Modelling of Teleseismic Body Waves (2012)	72%

Metrics

Share - Bookmark

Download from
2018 19th International Symposium on Quality Electronic Design (ISQED) via Sygma (Conference object)
The University of Manchester - Institutional Repository via The University of Manchester - Institutional Repository (Contribution for newspaper or weekly magazine, 2018)
IEEE
Funded by
EC| ExaNoDe
Related to
FET H2020-> FET HPC: HPC Core Technologies, Programming Environments and Algorithms for Extreme Parallelism and Extreme Data Applications
FET H2020-> FET HPC: European Exascale Processor Memory Node Design
Cite this publication