Mismatch Compensation Technique for Inverter-Based CMOS Circuits

Conference object, Contribution for newspaper or weekly magazine English OPEN

Mroszczyk, Przemyslaw; Pavlidis, Vasileios;

(2018)

Publisher: IEEE

Identifiers: doi: 10.1109/iscas.2018.8351057
Subject:
arxiv: Computer Science::Hardware Architecture | Computer Science::Emerging Technologies
acm: Hardware_INTEGRATEDCIRCUITS

Inverter-based CMOS circuits are often considered in the front-end modules for optical and wireline communication A-D conversion, and analogue computation. Due to parameter variability (mismatch), the performance of such circuits is usually degraded. This paper presents... View more

Metrics

Share - Bookmark

Download from
Mroszczyk , P & Pavlidis , V 2018 , Mismatch Compensation Technique for Inverter-Based CMOS Circuits . in IEEE International Symposium on Circuits and Systems . https://doi.org/10.1109/ISCAS.2018.8351057 via Sygma (Conference object)
The University of Manchester - Institutional Repository via The University of Manchester - Institutional Repository (Contribution for newspaper or weekly magazine, 2018)
IEEE
Funded by
EC| ExaNoDe
Related to
FET H2020FET HPC: HPC Core Technologies, Programming Environments and Algorithms for Extreme Parallelism and Extreme Data Applications
FET H2020FET HPC: European Exascale Processor Memory Node Design
Cite this publication