publication . Article . 2019

Energy Efficient Flash ADC with PVT Variability Compensation through Advanced Body Biasing

Mroszczyk, Przemyslaw; Goodacre, John; Pavlidis, Vasilis F.;
Open Access English
  • Published: 09 Jan 2019
  • Country: United Kingdom
This paper presents the design of an energy efficient Flash analogue-to-digital converter (ADC) with Threshold Inverter Quantiser (TIQ) comparator employing advanced body biasing to compensate for the effects of parameter variability. The proposed calibration scheme is verified against process, voltage, and temperature (PVT) corners as well as random parameter variability (mismatch). Two proof-of-concept ADCs of 4- and 6-bit precision are designed and verified in simulations in 28 nm Fully Depleted Silicon on Insulator (FDSOI) technology. The 6-bit converter achieves sampling rate of 3 GS/s, energy efficiency per conversion step below 20 fJ, and precision of 5.2 effective number of bits (ENOB). The proposed ADC architecture is dedicated to high-speed and low-precision applications, such as communication transceivers and data acquisition systems where area and energy efficiency are paramount.
Persistent Identifiers
ACM Computing Classification System: Hardware_INTEGRATEDCIRCUITS
free text keywords: Electrical and Electronic Engineering, Voltage, Efficient energy use, Silicon on insulator, Comparator, Inverter, Compensation (engineering), Computer science, Effective number of bits, Flash ADC, Electronic engineering
Related Organizations
Communities with gateway
OpenAIRE Connect image
Funded by
EC| ExaNoDe
European Exascale Processor Memory Node Design
  • Funder: European Commission (EC)
  • Project Code: 671578
  • Funding stream: H2020 | RIA
Validated by funder
Any information missing or wrong?Report an Issue