publication . Conference object . 2017

Enabling a reliable STT-MRAM main memory simulation

Asifuzzaman, Kazi; Sánchez-Verdejo, Rommel; Radojković, Petar;
Open Access
  • Published: 01 Oct 2017
  • Publisher: ACM Press
  • Country: Spain
Abstract
This work was supported by BSC, Spanish Government through Programa Severo Ochoa (SEV-2015-0493), by the Spanish Ministry of Science and Technology through TIN2015-65316-P project and by the Generalitat de Catalunya (contracts 2014-SGR-1051 and 2014-SGR-1272). This work has also received funding from the European Union's Horizon 2020 research and innovation programme under ExaNoDe project (grant agreement No 671578). The authors wish to thank Terry Hulett, Duncan Bennett and Ben Cooke from Everspin Technologies Inc., for their technical support.
Subjects
ACM Computing Classification System: Hardware_MEMORYSTRUCTURES
free text keywords: :Enginyeria elèctrica [Àrees temàtiques de la UPC], High performance computing, Processors, High performance, STT-MRAM, Main memory, High-performance computing, Supercomputadors, :Informàtica::Arquitectura de computadors [Àrees temàtiques de la UPC], Computer storage devices, Càlcul intensiu (Informàtica), Ordinadors -- Dispositius de memòria, Universal memory, Memory hierarchy, Memory management, Computer hardware, business.industry, business, System-level simulation, Computing with Memory, Magnetoresistive random-access memory, Unavailability, Computer architecture, Computer science, Uniform memory access
Funded by
EC| ExaNoDe
Project
ExaNoDe
European Exascale Processor Memory Node Design
  • Funder: European Commission (EC)
  • Project Code: 671578
  • Funding stream: H2020 | RIA
Communities
FET H2020FET HPC: HPC Core Technologies, Programming Environments and Algorithms for Extreme Parallelism and Extreme Data Applications
FET H2020FET HPC: European Exascale Processor Memory Node Design
Powered by OpenAIRE Open Research Graph
Any information missing or wrong?Report an Issue
publication . Conference object . 2017

Enabling a reliable STT-MRAM main memory simulation

Asifuzzaman, Kazi; Sánchez-Verdejo, Rommel; Radojković, Petar;