publication . Article . 2015

JSCs Horizon 2020

Pleiter, Dirk;
Open Access English
  • Published: 01 Jan 2015
  • Publisher: HLRS
  • Country: Germany
Funded by
EC| ExaNoDe
Project
ExaNoDe
European Exascale Processor Memory Node Design
  • Funder: European Commission (EC)
  • Project Code: 671578
  • Funding stream: H2020 | RIA
, EC| SAGE
Project
SAGE
SAGE
  • Funder: European Commission (EC)
  • Project Code: 671500
  • Funding stream: H2020 | RIA
Communities
FET H2020FET HPC: HPC Core Technologies, Programming Environments and Algorithms for Extreme Parallelism and Extreme Data Applications
FET H2020FET HPC: SAGE
FET H2020FET HPC: HPC Core Technologies, Programming Environments and Algorithms for Extreme Parallelism and Extreme Data Applications
FET H2020FET HPC: European Exascale Processor Memory Node Design
Download from
Juelich Shared Electronic Resources
Article . 2015
Provider: Juelich Shared Electronic Resources
Powered by OpenAIRE Open Research Graph
Any information missing or wrong?Report an Issue

Projects
Research outcomes
Communities