FPGA Hardware Acceleration of a Phylogenetic Tree Reconstruction with Maximum Parsimony Algorithm

Article English OPEN
BLOCK, Henry; MARUYAMA, Tsutomu;

In this paper, we present an FPGA hardware implementation for a phylogenetic tree reconstruction with a maximum parsimony algorithm. We base our approach on a particular stochastic local search algorithm that uses the Progressive Neighborhood and the Indirect Calculatio... View more
Share - Bookmark

  • Download from
    JAIRO via JAIRO (Article, 2017)
  • Cite this publication