Shuffle-Exchange Mesh Topology for Networks-on-Chip

Part of book or chapter of book English OPEN
Sabbaghi-Nadooshan, Reza; Modarressi, Mehdi; Sarbazi-Azad, Hamid;
(2010)
  • Publisher: InTech
  • Subject:
    acm: ComputerSystemsOrganization_PROCESSORARCHITECTURES | Hardware_INTEGRATEDCIRCUITS
    arxiv: Computer Science::Hardware Architecture

The mesh topology has been used in a variety of interconnection network applications especially for NoC designs due to its desirable properties in VLSI implementation. In this chapter, we proposed a new topology based on the shuffle-exchange topology, the 2D
  • References (22)
    22 references, page 1 of 3

    http://www.princeton.edu/~lshang/popnet.html, August 2007.

    Benini, L. & Micheli GD. (2002). Networks on Chip: A New Paradigm for Systems on Chip Design, Design Automation and Test in Europe (DATE), pp. 418-419.

    Dally, WJ. & Seitz, C. (1987). Deadlock-free Message Routing in Multiprocessor Interconnection Networks, IEEE Trans. on Computers, Vol. 36, No. 5, pp. 547-553.

    Duato, J. (1995). A Necessary and Sufficient Condition for Deadlock-free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, Vol. 6, No. 10, pp. 1055-1067.

    Duato, J.; Yalamanchili, S. & Ni, L. (2002). Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers.

    ITRS. (2006). International technology roadmap for semiconductors. Tech. rep., International Technology Roadmap for Semiconductors.

    Kim, M.; Kim, D. & Sobelman, E. (2006). NoC link analysis under power and performance constraints, IEEE International Symposium on Circuits and Systems (ISCAS), Greece.

    Kim, MM.; Davis, JD.; Oskin, M & Austin, T. (2008). Polymorphic on-Chip Networks, International Symposium on Computer Architecture(ISCA), pp. 101 -112.

    Kim, S. & Veidenbaum, AV. (1995). On Shortest Path Routing in Single Stage ShuffleExchange Networks, In Proc. 7th Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 298-307.

    Mullins, R.; West, A. & Moore, S. (2006). The Design and Implementation of a Low-Latency On-Chip Network, Asia and South Pacific Design Automation Conference(ASP-DAC), pp. 164-169.

  • Metrics
Share - Bookmark

  • Download from
    InTech via InTech (Part of book or chapter of book, 2010)
  • Cite this publication