publication . Part of book or chapter of book . 2010

Shuffle-Exchange Mesh Topology for Networks-on-Chip

Sabbaghi-Nadooshan, Reza; Modarressi, Mehdi; Sarbazi-Azad, Hamid;
Open Access English
  • Published: 01 Jan 2010
  • Publisher: InTech
The mesh topology has been used in a variety of interconnection network applications especially for NoC designs due to its desirable properties in VLSI implementation. In this chapter, we proposed a new topology based on the shuffle-exchange topology, the 2D
arXiv: Computer Science::Hardware Architecture
ACM Computing Classification System: Hardware_INTEGRATEDCIRCUITSComputerSystemsOrganization_PROCESSORARCHITECTURES
Related Organizations
Download from
Part of book or chapter of book . 2010
Provider: InTech
22 references, page 1 of 2, August 2007.

Benini, L. & Micheli GD. (2002). Networks on Chip: A New Paradigm for Systems on Chip Design, Design Automation and Test in Europe (DATE), pp. 418-419.

Dally, WJ. & Seitz, C. (1987). Deadlock-free Message Routing in Multiprocessor Interconnection Networks, IEEE Trans. on Computers, Vol. 36, No. 5, pp. 547-553.

Duato, J. (1995). A Necessary and Sufficient Condition for Deadlock-free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, Vol. 6, No. 10, pp. 1055-1067.

Duato, J.; Yalamanchili, S. & Ni, L. (2002). Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers.

ITRS. (2006). International technology roadmap for semiconductors. Tech. rep., International Technology Roadmap for Semiconductors.

Kim, M.; Kim, D. & Sobelman, E. (2006). NoC link analysis under power and performance constraints, IEEE International Symposium on Circuits and Systems (ISCAS), Greece.

Kim, MM.; Davis, JD.; Oskin, M & Austin, T. (2008). Polymorphic on-Chip Networks, International Symposium on Computer Architecture(ISCA), pp. 101 -112.

Kim, S. & Veidenbaum, AV. (1995). On Shortest Path Routing in Single Stage ShuffleExchange Networks, In Proc. 7th Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 298-307.

Mullins, R.; West, A. & Moore, S. (2006). The Design and Implementation of a Low-Latency On-Chip Network, Asia and South Pacific Design Automation Conference(ASP-DAC), pp. 164-169.

Ogras, UY.; HU, J. & Marculescu, R. (2005). Key Research Problems in NoC Design: A Holistic Perspective, CODES+ISSS, Jersey City, NJ, pp. 69-74. [OpenAIRE]

Padmanabhan, K. (1991). Design and Analysis of Even-Sized Binary Shuffle-Exchange Networks for Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, Vol. 2, No. 4, pp. 385-397.

Park, H.; Agrawal, DP. (1995). Efficient Deadlock-free Wormhole Routing in Shuffle-based Networks, 7th IEEE Symposium on Parallel and Distributed Processing, pp. 92-99.

Pifarre, GD. et al. (1994). Fully Adaptive Minimal Deadlock-Free Packet Routing in Hypercubes, Meshes, and other Networks: Algorithms and Simulations, IEEE transaction on Parallel and Distributed Systems, Vol. 4, pp. 247-263. [OpenAIRE]

Sparso, J. et al. (1991). An Area-efficient Topology for VLSI Implementation of Viterbi decoders and Other Shuffle-Exchange type Structures, IEEE journal of solid-state circuits, Vol. 24, No. 2, pp.90-97.

22 references, page 1 of 2
Powered by OpenAIRE Research Graph
Any information missing or wrong?Report an Issue