publication . Other literature type . Preprint . 2017

The ARAGORN front-end—An FPGA based implementation of a Time-to-Digital Converter

Büchele, Maximilian; Fischer, Horst; Herrmann, Florian; Schaffer, Carl;
Open Access English
  • Published: 22 Feb 2017
We present the ARAGORN front-end, a cost-optimized, high-density Time-to-Digital Converter platform. Four Xilinx Artix-7 FPGAs implement 384 channels with an average time resolution of 165 ps on a single module. A fifth FPGA acts as data concentrator and generic board master. The front-end features a SFP+ transceiver for data output and an optional multi-channel optical transceiver slot to interconnect with up to seven boards though a star topology. This novel approach makes it possible to read out up to eight boards yielding 3072 input channels via a single optical fiber at a bandwidth of 6.6 Gb/s.
free text keywords: hep-ex, Particle Physics - Experiment, physics.ins-det, Detectors and Experimental Techniques, Physics - Instrumentation and Detectors, High Energy Physics - Experiment
Related Organizations
Funded by
Study of Strongly Interacting Matter
  • Funder: European Commission (EC)
  • Project Code: 283286
  • Funding stream: FP7 | SP4 | INFRA

[1] F. Herrmann, Development and verification of a high performance electronic readout framework for high energy physics, PhD thesis, Univ. Freiburg, Germany, 2011.

[2] The COMPASS Collaboration, COMPASS-II Proposal, CERN-SPSC-2010-014, SPSC-P-340, 2010.

[3] J. Kalisz, Review of methods for time interval measurements with picosecond resolution, Metrologia 41 (2004) 17.

[4] Xilinx Inc., 7 Series FPGAs GTP Transceivers User Guide, UG482 (2014).

[5] R. Giordano and A. Aloisio, Fixed-Latency, Multi-Gigabit Serial Links With Xilinx FPGAs, IEEE Transactions on Nuclear Science 58 (2011) 194-201. [OpenAIRE]

Powered by OpenAIRE Research Graph
Any information missing or wrong?Report an Issue