Simty: generalized SIMT execution on RISC-V

Conference object English OPEN
Collange , Sylvain;
(2017)
  • Publisher: HAL CCSD
  • Subject: [ INFO.INFO-AR ] Computer Science [cs]/Hardware Architecture [cs.AR] | FPGA | RISC-V | SIMT | SIMD | ACM : C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.2: Multiple Data Stream Architectures (Multiprocessors)/C.1.2.7: Single-instruction-stream, multiple-data-stream processors (SIMD)
    acm: ComputerSystemsOrganization_PROCESSORARCHITECTURES

International audience; We present Simty, a massively multi-threaded RISC-V processor core that acts as a proof of concept for dynamic inter-thread vector-ization at the micro-architecture level. Simty runs groups of scalar threads executing SPMD code in lockstep, and a... View more
  • References (26)
    26 references, page 1 of 3

    [1] Abdullah Al-Dujaili, Florian Deragisch, Andrei Hagiescu, and Weng-Fai Wong. 2012. Guppy: A GPU-like soft-core processor. In Field-Programmable Technology (FPT), 2012 International Conference on. IEEE, 57-60.

    [2] Kevin Andryc, Murtaza Merchant, and Russell Tessier. 2013. FlexGrip: A soft GPGPU for FPGAs. In Field-Programmable Technology (FPT), 2013 International Conference on. IEEE, 230-237.

    [3] Ali Bakhoda, George Yuan, Wilson W. L. Fung, Henry Wong, and Tor M. Aamodt. 2009. Analyzing CUDA Workloads Using a Detailed GPU Simulator. In proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). Boston, 163-174.

    [4] Raghuraman Balasubramanian, Vinay Gangadhar, Ziliang Guo, Chen-Han Ho, Cherin Joseph, Jaikrishnan Menon, Mario Paulo Drumond, Robin Paul, Sharath Prasad, Pradip Valathol, et al. 2015. Enabling GPGPU low-level hardware explorations with MIAOW: an open-source RTL implementation of a GPGPU. ACM Transactions on Architecture and Code Optimization (TACO) 12, 2 (2015), 21.

    [5] Nicolas Brunie, Sylvain Collange, and Gregory Diamos. 2012. Simultaneous Branch and Warp Interweaving for Sustained GPU Performance. In 39th Annual International Symposium on Computer Architecture (ISCA). Portland, OR, United States, 49 - 60. https://doi.org/10.1109/ISCA.2012.6237005

    [6] Jef Bush, Philip Dexter, Timothy N Miller, and Aaron Carpenter. 2015. Nyami: a synthesizable GPU architectural model for general-purpose and graphics-specific workloads. In Performance Analysis of Systems and Software (ISPASS), 2015 IEEE International Symposium on. IEEE, 173-182.

    [7] George Chrysos. 2014. Intel® Xeon Phi™ Coprocessor-the Architecture. Intel Whitepaper (2014).

    [8] Sylvain Collange. 2011. Stack-less SIMT reconvergence at low cost. Technical Report. HAL CCSD. https://hal.archives-ouvertes.fr/hal-00622654

    [9] Sylvain Collange and Nicolas Brunie. 2017. Path list traversal: a new class of SIMT lfow tracking mechanisms . Research Report RR-9073. Inria Rennes - Bretagne Atlantique. https://hal.inria.fr/hal-01533085

    [10] Sylvain Collange, Marc Daumas, David Defour, and David Parello. 2010. Barra: a Parallel Functional Simulator for GPGPU. In IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). 351-360.

  • Similar Research Results (1)
  • Metrics
    No metrics available
Share - Bookmark