publication . Article . Preprint . 2014

the onsen data reduction system for the belle ii pixel detector

Thomas Gessler; Wolfgang Kuhn; Jens Soren Lange; Zhenr'An Liu; David Munchow; Bjorn Spruck; Jingzhou Zhao;
Open Access
  • Published: 16 Jun 2014 Journal: IEEE Transactions on Nuclear Science, volume 62, pages 1,149-1,154 (issn: 0018-9499, eissn: 1558-1578, Copyright policy)
  • Publisher: Institute of Electrical and Electronics Engineers (IEEE)
We present an FPGA-based online data reduction system for the pixel detector of the future Belle II experiment. The occupancy of the pixel detector is estimated at 3 %. This corresponds to a data output rate of more than 20 GB/s after zero suppression, dominated by background. The Online Selection Nodes (ONSEN) system aims to reduce the background data by a factor of 30. It consists of 33 MicroTCA cards, each equipped with a Xilinx Virtex-5 FPGA and 4 GiB DDR2 RAM. These cards are hosted by 9 AdvancedTCA carrier boards. The ONSEN system buffers the entire output data from the pixel detector for up to 5 seconds. During this time, the Belle II high-level trigger P...
ACM Computing Classification System: ComputingMethodologies_IMAGEPROCESSINGANDCOMPUTERVISION
free text keywords: Event reconstruction, Pixel, Field-programmable gate array, Physics, Electronic engineering, Zero suppression, Data acquisition, Detector, Advanced Telecommunications Computing Architecture, Data reduction, Physics - Instrumentation and Detectors, High Energy Physics - Experiment
Related Organizations
Funded by
Advanced European Infrastructures for Detectors at Accelerators
  • Funder: European Commission (EC)
  • Project Code: 262025
  • Funding stream: FP7 | SP4 | INFRA

[1] T. Abe et al., “Belle II Technical Design Report,” ArXiv e-prints, Nov. 2010.

[2] R. H. Richter et al., “Design and technology of DEPFET pixel sensors for linear collider applications,” Nuclear Instruments and Methods in Physics Research A, vol. 511, pp. 250-256, Sep. 2003.

[3] D. Levit et al., “FPGA based data read-out system of the Belle II pixel detector,” presented at the Real Time Conference (RT), 2014 19th IEEENPSS, Nara, Japan, May 2014. [OpenAIRE]

[4] R. Itoh et al., “Data flow and high level trigger of Belle II DAQ system,” Nuclear Science, IEEE Transactions on, vol. 60, no. 5, pp. 3720-3724, Oct. 2013.

[5] B. Spruck et al., “The Belle II pixel detector data acquisition and reduction system,” Nuclear Science, IEEE Transactions on, vol. 60, no. 5, pp. 3709-3713, Oct. 2013. [OpenAIRE]

[6] J. Zhao et al., “A general xTCA compliant and FPGA based data processing building blocks for trigger and data acquisition system,” presented at the Real Time Conference (RT), 2014 19th IEEE-NPSS, Nara, Japan, May 2014.

[7] T. Uchida, “Hardware-based TCP processor for gigabit Ethernet,” Nuclear Science, IEEE Transactions on, vol. 55, no. 3, pp. 1631-1637, Jun. 2008.

[8] Experimental physics and industrial control system. [Online]. Available:

[9] I. Rubinskiy, “An EUDET/AIDA pixel beam telescope for detector development,” Physics Procedia, vol. 37, no. 0, pp. 923-931, 2012.

[10] E. Paoloni et al., “Demonstrator of the Belle2 online tracking and pixel data reduction on the high level trigger system,” presented at the Real Time Conference (RT), 2014 19th IEEE-NPSS, Nara, Japan, May 2014.

Powered by OpenAIRE Research Graph
Any information missing or wrong?Report an Issue