Supply Voltage Glitches Effects on CMOS Circuits
Djellid-Ouar , Anissa
Cathébras , Guy
Bancel , Frédéric
- Publisher: HAL CCSD
[ SPI.NANO ] Engineering Sciences [physics]/Micro and nanotechnologies/Microelectronics | [ SPI.OTHER ] Engineering Sciences [physics]/Other
acm: Hardware_INTEGRATEDCIRCUITS | Hardware_LOGICDESIGN | Hardware_PERFORMANCEANDRELIABILITY
International audience; Among the attacks applied on secure circuits, fault injection techniques consist in the use of a combination of environmental conditions that induce computational errors in the chip that can leak protected informations. The purpose of our study is to build an accurate model able to describe the behaviour of CMOS circuits in presence of deliberated short supply voltage variations. This behaviour depends strongly on the basic gates (combinational logic, registers. . . ) that make up the circuit. In this paper, we show why D-flip-flop are resistant to power supply glitches occurring between clock transitions and we propose an approach to evaluate the basic elements sensitivities towards faults generated by power glitches. Our aimed model will consequently be dependent on this sensitivity.