An Efficient Power Estimation Methodology for Complex RISC Processor-based Platforms

Conference object English OPEN
Rethinagiri , Santhosh Kumar; Ben Atitallah , Rabie; Dekeyser , Jean-Luc; Niar , Smail; Senn , Eric;
(2012)
  • Publisher: ACM
  • Subject: ACM : I.: Computing Methodologies/I.6: SIMULATION AND MODELING/I.6.4: Model Validation and Analysis | [ INFO.INFO-ES ] Computer Science [cs]/Embedded Systems

International audience; In this contribution, we propose an efficient power estima- tion methodology for complex RISC processor-based plat- forms. In this methodology, the Functional Level Power Analysis (FLPA) is used to set up generic power models for the different pa... View more
  • References (17)
    17 references, page 1 of 2

    [1] B. Bailey. System level virtual prototyping becomes a reality with OVP donation from imperas. Technical report, EDA, June 2008.

    [2] G. Beltrame, L. Fossati, and D. Sciuto. ReSP: A Nonintrusive Transaction-Level Re ective MPSoC Simulation Platform for Design Space Exploration. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 28(12):1857{1869, Dec. 2009.

    [3] D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. International Symposium on Computer Architecture ISCA'00, pages 83{94, 2000.

    [4] Y. Chen. The Analysis and Practice on Open Source Embedded System Software{Based on SkyEye and ARM Developing Platform. Beihang University Press, 2004.

    [5] N. Dhanwada, R. A. Bergamaschi, W. W. Dungan, I. Nair, P. Gramann, W. E. Dougherty, and I.-C. Lin. Transaction-level modeling for architectural and power analysis of powerpc and coreconnect-based systems.

    [6] S. Dhouib, J.-P. Diguet, D. Blouin, and J. Laurent. Energy and power consumption estimation for embedded applications and operating systems. Journal of Low Power Electronics (JOLPE), 5(3), 2009.

    [7] Imperas Inc. OVP World home page. http://www.ovpworld.org/.

    [8] ITRS. Design, 2010 edition. http://public.itrs.net/, 2010.

    [9] J. Laurent, N. Julien, and E. Martin. High level energy estimation for DSP systems. In Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS'01, pages 311{316, 2001.

    [10] J. Laurent, N. Julien, and E. Martin. Functional level power analysis: An e cient approach for modeling the power consumption of complex processors. In Proceedings of the Design, Automation and Test in Europe Conference, Munich, 2004.

  • Similar Research Results (1)
  • Metrics
Share - Bookmark