Novel Area Optimization in FPGA Implementation Using Efficient VHDL Code

Article English OPEN
. Zulfikar;

<p>A new novel method for area efficiency in FPGA implementation is presented. The method is realized <br />through flexibility and wide capability of VHDL coding. This method exposes the arithmetic operations such as <br />addition, subtraction and others. The design t... View more
Share - Bookmark