Submitted on behalf of EDAA (http://www.edaa.com/); International audience; This paper presents a scheme for efficient channel usage between simulator and accelerator where the accelerator models some RTL sub-blocks in the accelerator-based hardware/software co-simulati... View more
 M. Caldari, M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and C. Turchetti. Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0. In Proceedings of the Design Automation and Test in Europe Conference and Exhibition, pages 26-31, 2003.
 A. Clouard. Experiences and Challenges of TransactionLevel Modeling with SystemC 2.0. ST Microelectronics.
 R. M. Fujimoto. Parallel discrete event simulation. Communications of the ACM, 33(10), October 1990.
 T. Grotker, S. Liao, G. Martin, and S. Swan. System Design with SystemCTM. Kluwer Academic Publishers, 2002.
 http://www.systemc.org. Functional Specification for SystemCTM 2.0, Version 2.0-Q, 2002.
 J.-G. Lee, W. Yang, Y.-S. Kwon, Y.-I. Kim, and C.-M. Kyung. Simulation Acceleration of Transaction-Level Models for SoC with RTL sub-blocks. In Proceedings of the Asia South Pacific Design Automation Conference, Jan. 2005.
 W. Muller, W. Rosenstiel, and J. Ruf. SystemCTM: Methodology and Applications. Kluwer Academic Publishers, 2003.