21 references, page 1 of 3 [1] Semiconductor Industry Association, “International Technology Roadmap for Semiconductors,”, 2001.

[2] A. Svizhenko, M. P. Anantram, T. R. Govindan, B. Biegel, and R. Venugopal, “Two dimensional quantum mechanical modeling of nanotransistors,” J. Appl. Phys., vol. 91, pp. 2343-2354, 2002.

[3] Z. Ren, R. Venugopal, S. Datta, and M. Lundstrom, “Examination of design and manufacturing issues in a 10 nm double gate MOSFET using nonequilibrium Green's function simulations,” IEDM Tech. Dig., pp. 107-110, 2001.

[4] B. Yu, H. Wang, A. Joshi, Q. Xiang, E. Ibok, and M.-R. Lin, “15 nm gate length planar CMOS transistor,” IEDM Tech. Dig., pp. 937-941, 2001.

[5] D. J. Frank and Y. Taur, “Design considerations for CMOS near the limits of scaling,” Solid-State Electron., vol. 46, pp. 315-320, 2002.

[6] D. Hisamoto, “FD/DG-SOI MOSFET - A viable approach to overcoming the device scaling limit,” IEDM Tech. Dig., pp. 429-532, 2001.

[7] A. Asenov, A. R. Brown, J. H. Davies, and S. Saini, “Hierarchical approach to 'atomistic' 3-D MOSFET simulation,” IEEE Trans. Computer-Aided Design, vol. 18, pp. 1558-1565, 1999.

[8] C. S. Rafferty, B. Biegel, Z. Yu, M. G. Ancona, J. Bude, and R. W. Dutton, “Multi-dimensional quantum effects simulation using a density-gradient model and script-level programming technique,” in Proc. SISPAD, K. De Meyer and S. Biesemans, Eds., 1998, pp. 137-140.

[9] S. Jallepalli, J. Bude, W.-K. Shih, M. R. Pinto, C. M. Maziar, and A. F. Tasch Jr, “Electron and hole quantization and their impact on deep submicron silicon p- and n-MOSFET characteristics,” IEEE Trans. Electron Devices, vol. 44, pp. 297-303, 1997.

[10] D. J. Frank, Y. Taur, and H.-S. P. Wong, “Monte Carlo modeling of threshold variation due to dopant fluctuations,” in Proc. Symp. VLSI Technology, 1999, pp. 169-170.