C-NNAP - A parallel processing architecture for binary neural networks

Part of book or chapter of book English OPEN
Kennedy, J.V. ; Austin, J. ; Pack, R. ; Cass, B. (1995)
  • Publisher: IEEE

This paper describes the CNNAP machine, a MIMD implementation of an array of ADAM binary neural networks, primarily designed for image processing. CNNAP comprises an array of VME cards each containing a DSP, SCSI controller, and a new design of the SAT peripheral processor. The SAT processor is a dedicated hardware implemention that performs binary neural network computations. The SAT processor yields a potential speed-up of between 108 times to 182 times that of the current DSP with its dedicated coprocessor. CNNAP in association with the SAT provides a fast, parallel environment for performing binary neural network operations.
Share - Bookmark