Enabling cutting-edge semiconductor simulation through grid technology

Article English OPEN
Reid, D. ; Millar, C. ; Roy, S. ; Roy, G. ; Sinnott, R.O. ; Stewart, G. ; Stewart, G. ; Asenov, A. (2009)

The progressive scaling of Complementary Metal Oxide Semiconductor (CMOS) transistors drives the success of the global semiconductor industry. This is often described by the widely known Moore’s Law. As device dimensions approach the nanometer scale however, chip and systems designers must overcome many fundamental challenges. The EPSRC-funded project Meeting the Design Challenges of nanoCMOS Electronics (nanoCMOS) has been formed to explore and tackle the problems caused when working at the atomistic scale throughout the electronics design process. This paper outlines the recent scientific results of the project, and describes the way in which the scientific goals have been reflected in the grid-based e-infrastructure.
Share - Bookmark